Introduction
Power dissipation, along with area and speed, has become one of the important design metrics in VLSI designs. As a result, the issue of estimating the power dissipation of a VLSI system which consists of a large number of modules has become a critical task. Notice that this problem is different from the problem of estimating the power dissipation of an individual module in the system. One way to improve the simulation efficiency is to apply statistical sampling techniques to select a small subset of the applied vectors for power simulation. Such techniques use a Monte Carlo iteration loop to incrementally improve the estimation accuracy until user-specified error and confidence levels are met [l, 2, 31 . A common characteristic of these techniques is that the simulation time, in terms of the number of simulated clock cycles, is directly proportional to the cycle-by-cycle fluctuation of power dissipation, or in statistical terms, the relatzve varzanceof the power dissipation per cycle (Relative variance is defined as the ratio of the variance to the mean squared).
Previous sampling techniques can be described as clockbased techniques since the total power dissipation of the target system at a single clock is the basic unit of sampling. Conceptually, one can view the cycle-based sampling strategy at the system level as sampling each module in a system simultaneously and synchronously. That is, if the power measufement of a module in a particular clock cycle is included in a power sample, the power measurements of the remaining modules in the same clock cycle must also be included in the same sample. These strategies essentially sample in the temporal domain only.
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Los Angeles, CA 90089 of samples needed for convergence in a Monte-Carlo simulation. We will next show that as the number of samples required for convergence becomes smaller than 10, MonteCarlo simulation oversamples by more than 20%. In fact, the smaller the number of samples required for convergence, the higher the oversampling.
The primary cause of this problem is that each sample unit in clock-based sampling techniques is very large. If
we reduce the size of each sample unit, we can avoid the problem of oversampling in Monte-Carlo simulation. The sampling techniques proposed in this paper use the collection of the power dissipations of each module at each cycle as the population for sampling. Furthermore, estimation of total system power is performed with one Monte-Carlo simulation. This is different from the strategy which estimates each module in one Monte-Carlo simulation and sums up the estimates to produce the total system power estimate. The drawback of the latter strategy is that it is difficult to determine a prior what confidence and error levels should be assigned for each module so that the sum of individual power estimates satisfies user-specified error and confidence levels of the total system power estimate. The rest of the paper is organized as follows. In Section 2 , we consider sampling issues for system level power estimation. We propose a cluster-based technique in Section 3. Experimental results are presented in Section 4 followed by concluding remarks in Section 5.
System Level Issues
A s y s t e m is defined as a collection of modules in which all inputs come either from system inputs or from other modules in the system. We further assume that the vector traces of all sequential elements are given as a result of functional simulation of the system. Let m and n denote the totalnumber of modules and clock cycles, respectively. Power dissipation of the j t h module, M,, at the ith clock cycle is denoted as pi,, and stored at the < i , j > entry of a power log matrix. Note that this matrix is just for conceptual convenience; the actual power values are not known before simulation. Only the input vectors that will be used to simulate the j t h module at the ith clock cycle are known at this time.
To compare different sampling strategies, we define the notion of (simulation) workload. The workload for a sample, is calculated as the product of the number of transistors being simulated times the number of simulated cycles. Therefore, if a system consists of modules A and B (each having 10k transistors) is simulated for 30 clock cycles and the average power over the 30 cycles is used to produce one sample value, then the workload for the sample is measured as 20kx30=600k transistor-cycles. On the other hand, if module A is simulated for 15 cycles and module B is simulated for 15 cycles and the 30 simulation results are averaged and multiplied by a factor of 2 to produce the sample value, then the. workload for the sample is measured as 10kx 15+10kx 15=300k transistor-cycles.
From 
where z a l 2 is defined such that the area to its right under a standard normal distribution is equal to a / 2 and V , , i ( X ) is the relative variance of X .
If we perform a large number of runs using Monte Carlo simulation on the same population for the same values of t and (1 -a ) , we obtain an average value for the number of required samples, denoted as G. The relationships for k,, and pmc versus k t d e a l are plotted for a 99% confidence level in Figure 1 From Figure 1 , the mc-efficient region is found to be in the range [7, 03] . In this region, the smaller kcdeal, the lower pmc. For instance, when k t d e a l = 2, pmc = 37% whereas krdeal = 1, pmc = 22%. On the other hand, when kcdeal = 10, pmc = SO%, a mere 20% loss in efficiency. In a large VLSI system, the power simulation for a single clock cycle requires a significant computation time. Therefore, although kldeal is very small in the mc-inefficient region, the impact of inefficient estimation is still enormous.
While we have demonstrated that Monte Carlo simulation may oversample, the question remains: "Will we run into mc-inefficient region when using clock-based Monte Carlo simulation for estimating the system power?" In another words, "what kldeal values do we encounter in practice?" It is difficult to give a precise quantitative answer. Our approach is to derive the relation between kEdeal at the module level and that at the system level. Based on results reported at the module level [1, 21, we can infer the possible range of k t d e a i values for system power estimation. We consider both cases where the modules are uncorrelated and correlated.
denote the value for ktdeal for the whole system, whereas MAX(kZ,O,d;Lle) denote the maximum k c d e a l for the modules in the same system. To give an intuitive rationale for our approach, we need to revisit (1).
L~~ k s~s t e m
From (l), the total number of required simulation units (vector pairs) is given by is smaller than M A X ( k~, " , d~' " ) .
where, na is the number of units per sample and P, is the random variable representing the clock-based system power. Our goal is how to ensure the normality of samples while reducing n s , which will in turn increase and thus avoid the oversampling problem. We can ackeve this by sampling each module independently and thus increasing the number of independent random variables included in a sample to ensure the normality of samples as described next. The rule of thumb is that there should be at least 30 independent (and comparable) random variables in a sample in order to maintain the normality of samples.
Consider a fairly homogeneous system (for instance, a system consisting of adders and subtractors). The case for heterogeneous systems will be explained later. There are n clock cycles and m modules in the system. The average power dissipation in this system is calculated as:
Next, consider system B which consists of a single adder but there are n . m clock cycles. Furthermore, the power log matrix of system B is obtained by concatenating all columns of the power log matrix of system A into a single column as shown in Figure 2 (a). The average power of this system is:
Obviously, (6) is simply scaled down from (5) by m. Therefore all entries in the single column matrix should be multiplied by m if we want to estimate the average system power of system A by sampling on system B.
Our sampling strategy, which we call mzx-and-stratzfy, is explained next. Consider system A as described above.
First the zero-delay podvier estimates are calculated for all clock cycles and all modbles, and the units of all modules in the system are put together. The mixture is stratified into m' equal size strata. One unit is randomly sampled from each stratum. We know which module this unit is from and can then perform transistor-level simulation on that module under the corredponding vector pair. The observed power from the simulation is multiplied by m and treated as a unit drawn in the standard stratified sampling [a] , that is, when calculating thd sample value, we follow the steps in the standard stratified sampling. This approach can easily be extended to non-equal size strata or non-equal sample sizes.
The advantage of the mix-and-stratify approach is that the minimum simulatiolfi workload in a sample to maintain normality of samples c&n be less than that of simulating the entire system for one clock cycle. To give an example, consider a system with 60 adder modules. These 60 modules are lumped idto a cluster (super module). Let the number of strata be 30. One unit is randomly drawn from each stratum and collectively becomes a sample. The simulation workload of this sample is same as simulating only one half of the syqtem for one clock cycle.
By heterogeneous systems, we mean systems which consist of more than one bype of module. The type classification is based on the klitch activity in each module. For instance, multipliers are classified as different from adders. All modules of the same type are put into one cluster. In terms of the power log matrix, all the columns corresponding to the modules in 'the same cluster are concatenated into a single column matrix. Let the number of clusters be c and the number of mbdules in each cluster be m,, where 2 = 1 , . . . , c. After the column concatenation, all the entries in the zth single column matrix are multiplied by m,, as shown in the previods section. Then the estimation can be reduced to that of estimating the power on a new system consisting of c modules with each module representing a single column matrix1 as shown in Figure 2 (b).
Experimental' Results
We compared the saqpling efficiency of two techniques:
clock-based simple random sampling (SRS) and clusterbased stratified sampling(CSTS).
The circuits are selkcted from popular high level synthesis benchmarks: a Chebyshev filter (CHEB), a differential solver (DS), an IIR filter (IIR), and a discrete cosine transformation circuit (DCT). CHEB, DS, IIR, and DCT have 8(5), 4(7), 8(5), and 48(10) adders (multipliers), respectively. The input 'sequences are obtained from music CD's. For CSTS, we use zero-delay power estimate as the predictor. The target simulator is a real-delay gate-level simulator. The total circuit power of each circuit is first We set the error and confidence levels to 5% and 0.99, respectively. We perform 10,000 simulation runs for each sampling methods. For stratified sampling, to reduce the overhead in calculating the predictor values, a different subpopulation of size 1000 is first randomly selected in each run. The stratification (predictor calculation, sorting) is only performed on the subpopulation. The sample size is set such that there are at least 30 independent random variables in a sample. We use two clusters. All adders are put into one cluster whereas all multipliers in another. Each cluster is stratified into the same number of stratum as the sample size and one unit is sampled from each stratum. The sample size for both techniques is 30.
The 'ICaug' rows Iist the average number of samples required in each method. The 'Wrel' rows list the average relative workload, defined as k a v g times the ratio of the workload per sample to the workload of simulating entire system for one clock cycle. The 'v.r' rows list the percentage of simulations that have greater than 5% error. The k.t' rows list the run time in seconds on a Pentium Pro machine. This table clearly shows that CSTS is better than SRS. The run time improvement is a factor of 4.
Conclusion
In this paper, we proposed efficient statistical sampling techniques suitable for system level power estimation. We first showed that Monte-Carlo-based statistical power estimation techniques tends to oversample when the relative variances of samples are small. To address this issue, we attempted to reduce the simulation workload per sample while maintaining the normality of samples. We thus proposed a cluster-based Monte-Carlo simulation technique to achieve this goal. We demonstrated that the proposed technique provides a reduction of 4x in terms of the simulation workload compared to existing Monte-Carlo simulation techniques.
The results are summarized in Table 1. 
